Interns Shanmuga Sundaram Summer 2022Project: Verilog modelling of frequency locking loop of CPT-based atomic clock
