

# Process, Bias and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning

Pratik Kumar, *Member, IEEE*, Ankita Nandi, *Member, IEEE*, Shantanu Chakrabartty, *Senior Member, IEEE* and Chetan Singh Thakur, *Senior Member, IEEE*

**Abstract**—Analog computing is attractive compared to digital computing due to its potential for achieving higher computational density and higher energy efficiency. However, unlike digital circuits, conventional analog computing circuits cannot be easily mapped across different process nodes due to differences in transistor biasing regimes, temperature variations and limited dynamic range. In this work, we generalize the previously reported margin-propagation-based analog computing framework for designing novel *shape-based analog computing* (S-AC) circuits that can be easily cross-mapped across different process nodes. Similar to digital designs S-AC designs can also be scaled for precision, speed, and power. As a proof-of-concept, we show several examples of S-AC circuits implementing mathematical functions that are commonly used in machine learning (ML) architectures. Using circuit simulations we demonstrate that the circuit input/output characteristics remain robust when mapped from a planar CMOS 180nm process to a FinFET 7nm process. Also, using benchmark datasets we demonstrate that the classification accuracy of a S-AC based neural network remains robust when mapped across the two processes and to changes in temperature.

**Index Terms**—Machine Learning, Process Scalability, Analog Approximate Computing, Margin Propagation, Shape-based Computing.

## I. INTRODUCTION

ANALOG computing techniques are attractive for implementing machine learning (ML) architecture because of the potential to achieve high computational density and high energy-efficiency when compared to an equivalent digital implementation. ML training also allows for offline and online calibration which can compensate for analog artifacts due to device mismatch and non-linearity [1]. Examples of previous analog ML implementations include [2], [3], [4], [5], [6], [7], [8]. However, one of the key advantages of digital implementation is its *process scalability* where a digital circuit module designed in one process node (typically with a larger feature size) can be mapped to a more advanced process node (with a smaller feature size) with minimal to no circuit modification [9], [10]. Due to *process scalability*, digital implementations (both ML and non-ML architectures) can benefit from sub-10nm technology scaling in terms of improved speed, power and compute density. On the other hand, scaling analog computing circuits across process nodes has been difficult due to several reasons [11], [12], [13] and can be highlighted using Fig. 1. The figure compares transistor performance using the product of transconductance efficiency and speed as a figure-of-merit (FOM) [14] for a 180nm planar CMOS process and for a 7nm FinFET process [15], [16]. The FOM is shown in Fig. 1 for three different biasing regimes, weak-inversion (WI),




Fig. 1. Plot of transconductance efficiency ( $g_m/I_d$ ) as a function of  $V_{gs} - V_{th}$  at different process nodes [15]. The plot also shows the product of transconductance efficiency and speed ( $f_T$ ), denoting the efficiency peak obtained in moderate inversion. Plots are shown for n-type planar CMOS and FinFET at different process nodes. Here the maximum supply voltages of each process node can be noted as 1.8V, 0.8V and 0.7V for 180nm, 22nm and 7nm respectively.

moderate-inversion (MI), and strong-inversion (SI). Note that in Fig. 1, biasing regimes can be differentiated from each other by their respective transconductance efficiencies ( $g_m/I_d$ ). For  $V_{gs} - V_{th} < 0$ , transistors are operating in WI while the transition slope denotes MI regime. It can also be seen from Fig. 1 that for 7nm FinFET process, the highest dynamic range and the best FOM is achieved in the moderate inversion regime. As the feature size is scaled to a more advanced process node (7nm feature size), the moderate inversion region dominates the transistor dynamic range. Whereas, most analog computing circuits that exploit the large-signal transistor I-V characteristics operate either in the weak-inversion regime [17] or in the strong-inversion regime [18]. These circuits cannot be directly scaled to the sub-10nm process nodes without significant performance degradation.

In this paper, we propose analog computing circuits that are process scalable and hence similar to digital designs can be used as synthesizable analog standard cells. At the core of the proposed circuits is a generalization of the previously reported bias scalable analog computing framework called margin propagation [19]. In this work, we show that generalized margin propagation leads to a novel shape-based analog computing (S-AC) framework where circuit accuracy can be traded off with speed and power, like digital designs. Furthermore, S-AC circuits can be scaled across processes and can work across different biasing regimes and across different operating




Fig. 2. (a) Plot showing the approximation of a non-linear function  $\theta(x) \simeq e^x$  using linear splines ( $S$ ). Here, the approximations are shown for different spline ( $S$ ) counts i.e.,  $S = 1, 3$ , where  $Q_1, Q_2, Q_3$  are the tangential points and  $T_1, T_2, T_3$  are the tuning points; (b) Implementation of N-type S-AC circuit for  $N$  inputs and  $S$  splines, the inset shows the circuit implementation of a single S-AC unit using n-type FET and a diode; (c) Implementation of P-type S-AC circuit for  $N$  inputs and  $S$  splines, the inset shows the circuit implementation of a single S-AC unit using p-type FET and a diode. The circle on the P-type S-AC unit is used to differentiate between an N-type S-AC unit and a P-type S-AC unit.

temperatures. As a proof-of-concept, this paper presents the design of several key analog computing circuits commonly used in ML architectures.

The key contributions of this work in relation to previous approaches are as follows:

- Generalization of margin-propagation design framework using a multi-spline approach that allows trading off computational accuracy with speed and power. Using the multi-spline approach, we design a basic prototype function and show that its characteristic is robust with respect to biasing, process nodes, and temperature variations.
- Using the basic prototype function we synthesize S-AC circuits that approximate different functions commonly used in ML architecture.
- Using the basic S-AC circuits we present a complete design of a 3-layer neural network that is process and bias scalable with respect to classification accuracy on benchmark datasets.

The rest of the sections are organized as follows. Section II presents the mathematical framework for generalizing margin propagation (MP) and S-AC framework. Section III shows the MOS circuit implementation of the basic S-AC circuit and demonstrate its scalability at different biases and process technology nodes. In Section IV we show the design of widely used machine learning functions implemented using basic S-AC unit and its performance trade-off analysis. Section V presents a case study of S-AC based 3-layer neural network. Section VI concludes the papers with discussions and final remarks.

## II. GENERALIZATION OF MARGIN PROPAGATION AND SHAPE-BASED ANALOG COMPUTING

In this section, we extend our previous work in the area of bias-scalable analog computing circuits [19] using a multi-spline approach which is then generalized to shape-based computing. These shapes or prototype functions are then shown to be implemented using physical operating principles of MOSFETs and diodes.

### A. Multi-Spline Approximation of log-sum-exp function

Similar to the previous Margin Propagation (MP) framework [19], the starting point of our framework is an approximation of the log-sum-exp function [19]  $h_{\log} : \mathbb{R}^N \rightarrow \mathbb{R}$  given by

$$h_{\log}(\mathbf{x}) = C \cdot \log \left( \sum_{i=1}^N e^{\frac{x_i}{C}} \right) \quad (1)$$

where  $C$  is a hyper-parameter and  $\mathbf{x} \in \mathbb{R}^N$  is a vector with elements  $x_i \in \mathbb{R}$ . Equation (1) can be written as

$$\sum_{i=1}^N e^{x_i - h_{\log}} = 1 \quad (2)$$

which is an equivalent non-linear constraint satisfaction problem. In our previous MP related work [19] we had approximated the  $e^{(\cdot)}$  using a single spline as

$$e^x \simeq [x]_+ \quad (3)$$

where  $[.]_+$  denotes a rectifying linear unit (ReLU) function. The single-spline approximation ( $S = 1$ ) of the exponential function is highlighted in Fig. 2a. Using the single splines (2) can be expressed as a piece-wise approximation  $h \approx h_{\log}$  where  $h$  is computed as a solution to the non-linear equation

$$\sum_{i=1}^N [x_i - h]_+ = C. \quad (4)$$

Fig. 2a also provides the insight that the exponential function can be better approximated using multiple splines ( $S > 1$ ) defined by different parameters  $Q_j, T_j$ , where  $j = 1, \dots, S$ . In this work, we therefore generalize the MP framework in (4) by approximating  $e^{(\cdot)}$  using multiple splines as

$$e^x \simeq \sum_{j=1}^S \left( e^{Q_j} - \sum_{k=1}^{j-1} e^{Q_k} \right) [x - T_j]_+ \quad (5)$$

The rationale for choosing the values of  $Q_j, T_j$ , where  $j = 1, \dots, S$  in (5) is provided in Appendix A. Appendix A also shows that, for specific values of  $Q_j, T_j$ , where  $j = 1, \dots, S$ ,




Fig. 3. Basic S-AC functions implemented by the N-type S-AC circuit and P-type S-AC circuit in different process technology nodes when a single input  $x$  is varied: (a) for spline-count  $S = 1$ ; (b) for spline-count  $S = 3$ ; (c) for different operating regimes in a 180nm process node; (d) for different operating regimes in a 7nm process node. The output current  $h(x)$  shown in the plots have been normalized with respect to  $I_{max}$ , where  $I_{max}$  is the maximum current for each biasing regime.

(5) leads to a simplified multi-spline approximation like (4) and given by

$$\sum_{i=1}^N \sum_{j=1}^S [x_{i,j} - h]_+ = C \quad (6)$$

Thus,  $h(\cdot)$  is a function of a matrix whose elements are  $x_{i,j}$ ,  $i = 1, \dots, N$ ;  $j = 1, \dots, S$ . Equation (6) therefore serves as a generalization of margin-propagation using multiple splines.

### B. Generalized Margin Propagation and S-AC

Both the log-sum-exp function  $h_{\log}(\cdot)$  and its multi-spline approximation  $h(\cdot)$  satisfy the following properties

$$1 \geq \frac{\partial h_{\log}}{\partial x_i}, \frac{\partial h}{\partial x_i} \geq 0, \forall i \quad (7)$$

and

$$\begin{aligned} \lim_{x_i \rightarrow \infty} \frac{\partial h_{\log}}{\partial x_i}, \frac{\partial h}{\partial x_i} &= 1 \\ \lim_{x_i \rightarrow -\infty} \frac{\partial h_{\log}}{\partial x_i}, \frac{\partial h}{\partial x_i} &= 0 \end{aligned} \quad (8)$$

These properties indicate some common features of the shape of both  $h_{\log}(\cdot)$  and  $h(\cdot)$  and this feature also indicates a mechanism to further generalize MP shapes  $g(\cdot)$  instead of splines (5). If a function  $g : \mathbb{R} \rightarrow \mathbb{R}$  satisfies the following property

- $g(0) = 0$  and  $g(\cdot)$  is always positive or  $g(\cdot) \geq 0$ .
- $g(\cdot)$  is monotonic function.

then we propose a function  $h$ , which is computed as the solution to the following constraint

$$\sum_{i=1}^N \sum_{j=1}^S g(x_{i,j} - h) = C, \forall i = 1, \dots, N, \forall j = 1, \dots, S \quad (9)$$

Since the choice of  $g(\cdot)$  is arbitrary, we refer to the function  $h(\cdot)$  as a shape-based function and any computation that exploits the constraint (9) as shape-based computing (S-AC). In the next section, we show how  $g(\cdot)$  can be implemented using transistor and diode characteristics in a bias and a process scalable manner.

## III. S-AC CIRCUIT IMPLEMENTATION AND ANALYSIS

### A. FET device characteristics and the basic S-AC Circuit

In its most general form, the drain-to-source current ( $I_{ds}$ ) flowing through an n-type MOSFET can be expressed as the difference between the forward and reverse currents [20], [21] as

$$I_{ds} = I_s [f(V_g, V_s) - f(V_g, V_d)] \quad (10)$$

where  $I_s$  is the specific current and  $f : \mathbb{R} \times \mathbb{R} \rightarrow \mathbb{R}$  is a function that models the forward and reverse currents with respect to the gate ( $V_g$ ), drain ( $V_d$ ) and source ( $V_s$ ) voltages respectively. A similar expression as (10) also holds for a p-type MOSFET, except that the signs of the respective variables are reversed. Without any lack of generality, our analysis in this section will be based on the n-type MOSFET model; however, the formulation is applicable to p-type MOSFETs as well. It should also be noted that, as long as the source and the drain terminals are symmetric to each other, the expression in (10) holds irrespective of the choice of transistor models such as EKV (Enz, Krummenacher, and Vittoz) [22], ACM (Advanced Compact MOSFET) [23], etc. or operating regimes, i.e. weak-inversion, moderate-inversion or strong-inversion, or process nodes viz. MOSFET, FinFET, etc. The function  $f(\cdot, \cdot)$  always satisfies the properties similar to  $g(\cdot)$ , and can be listed as:

- $f(0, 0) = 0$  and  $f(\cdot, \cdot)$  is always positive or  $f(\cdot, \cdot) \geq 0$ , by construction.
- $f(\cdot, \cdot)$  is monotonic. For  $V_{g1} > V_{g2}$ ,  $f(V_{g1}, V_s) > f(V_{g2}, V_s)$  and for  $V_{s1} > V_{s2}$ ,  $f(V_g, V_{s1}) < f(V_g, V_{s2})$ .

Thus,  $f$  and hence the FETs could be used to implement S-AC function as follows: Given an input matrix  $X \in \mathbb{R}^{N \times S}$  where  $\mathbf{x}_i \in \mathbb{R}^N$ ,  $\forall i = 1, \dots, N$  is the input vector and  $\mathbf{x}_j \in \mathbb{R}^S$ ,  $\forall j = 1, \dots, S$  is the number of splines, the basic shape of S-AC  $h : \mathbb{R}^{N \times S} \rightarrow \mathbb{R}$  can be computed as a solution to the equation  $h(\mathbf{X}) = f(V_B, 0)$  where the variable  $V_B$  is the solution to:

$$\sum_{i=1}^N \sum_{j=1}^S f(V_{i,j}, V_B) = C, \forall i = 1, \dots, N, \forall j = 1, \dots, S \quad (11)$$

$$f(V_B, 0) - f(V_B, V_{i,j}) + f(V_{i,j}, V_B) = x_{i,j} \quad (12)$$

Here,  $C$  is a hyper-parameter and  $V_{i,j}$  is an internal variable. Equations (11) - (12) can be implemented using CMOS




Fig. 4. Basic S-AC functions implemented by the S-AC circuit in a 180nm process node when a single input  $x$  is varied: (a) when the temperature is varied from  $-45^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  in 180nm; (b) in the presence of device mismatch (upto 5% mismatch) - the plot shown here is for N-type S-AC circuit; (c) in the presence of power supply voltage variation from 0.9V to 1.8V. The output current  $h(x)$  shown in the plots have been normalized with respect to  $I_{max}$ , where  $I_{max}$  is the maximum current for each of the biasing regime.




Fig. 5. Results for S-AC circuit when operating in deep-threshold regime in a 180nm process: (a) MOSFET I-V characteristics showing the effect of source shifting to lower the operating current into the diode leakage regime; (b) MOSFET implementation of the N-type S-AC circuit capable of operating in deep-threshold regime; (c) Normalized output current response of the source-shifted S-AC circuit for  $S = 1, 3$ .

circuits as shown in Fig. 2b. Here,  $x_{i,j}$  is the input current for the  $i^{\text{th}}$  input and the  $j^{\text{th}}$  spline and  $h(\mathbf{X})$  is the output current.  $V_{i,j}$  and  $V_B$  are the voltages across the  $N_{i,j}^{\text{th}}$  transistor,  $C$  is a constant current and  $D_{i,j}$  denotes diode elements (Schottky, MOS diode or any other). Applying KCL at node  $V_B$ , (11) can be obtained while the current across diode  $D_{i,j}$  gives (12). Similar operation can be obtained in other quadrant using PMOS variant shown in Fig. 2c.

### B. Process and Temperature Scalability of Basic S-AC Circuit

We first show that the basic S-AC function implemented by (11) and (12) and the circuit in Fig. 2b and Fig. 2c are robust to changes in biasing conditions and operating temperature. Fig. 3a shows the proto-shape  $h(x)$  obtained using the circuits shown in Fig. 2b (N-type S-AC) and Fig. 2c (P-type S-AC) for spline count  $S = 1$ . Similar results are shown for spline count  $S = 4$  in Fig. 3b. It can be noted that with the increase in the number of splines, the approximation accuracy increases while the basic S-AC function remains scalable across process-technology nodes. Fig. 3c shows the example of the shape-function obtained using the circuit in Fig. 2b and Fig. 2c for input dimension  $N = 1$  and the design parameter  $S = 3$  for 180nm process node. The results are also shown for different MOSFET biasing regimes, i.e., WI, MI, and SI biasing regimes which correspond to different functions

$f(\cdot)$  in (11)-(12). The plots show that the basic shape of S-AC remains robust to the biasing condition and is constrained within a well-defined "margin". This margin is determined by the design parameter  $S$  and the inherent feedback from the hyper-parameter  $C$ . Fig. 3d shows similar response plots for 7nm process node. Fig. 4a shows the effect of temperature on the shape function. It can be observed that the shape-function is almost immune to changes in temperature. Fig. 4b shows the effect of monte-carlo analysis on the basic shape of N-type S-AC, while Fig. 4c shows the effect of power supply variation in WI regime. It can be observed that the shape remains preserved despite variations in analysis.

### C. Deep-threshold Operation of Basic S-AC Circuit

To exploit the complete available current range (lower limit set by the diode reverse leakage currents) of transistors in planar CMOS, two approaches can be followed. First, the  $V_{GS}$  could be made negative; second, the threshold voltage,  $V_{T0}$ , could be increased in a way that the channel inversion occurs at higher  $V_{GS}$  voltages [24], [25], [26], [27]. Therefore, to bias the transistors at smaller currents,  $V_{GS}$  should be biased to the reverse direction ( $V_{GS} < 0\text{V}$  for NMOS and  $V_{GS} > 0\text{V}$  for PMOS), which is defined as the deep sub-threshold region, and MOSFET working in this region is thus nominated as DSMOS (Deep Sub-threshold MOS). For this approach,




Fig. 6. Implementation of S-AC based analog activation standard cells for machine learning applications: (a)  $\cosh(\cdot)$ ; (b)  $\sinh(\cdot)$ ; (c) ReLU; (d) Compressive non-linearity;  $\phi_1(\cdot)$  similar to  $\tanh(\cdot)$  and  $\phi_2(\cdot)$  similar to Sigmoid functions respectively; (e) Soft-Plus. Here  $K$  represents a constant current.

the source voltage shifting technique can be used. By shifting the source voltage slightly higher than the lowest potential ( $V_{SS}$ ), the gate voltage can reach down to the lowest potential ( $V_{SS}$ ). Fig. 5a shows the  $I_D$  vs.  $V_{GS}$  characteristic plot in log scale for source shifted MOS transistors. The lowest value of current found with the source shifting technique was  $1.97\text{ fA}$  for NMOS and  $3.19\text{ fA}$  for PMOS in CMOS 180nm process node. On analyzing Fig. 5a one can see that the source voltage shifting can be used to utilize the complete device physics of the transistor, i.e., exploiting the complete available current range (down to the diffusion diodes reverse leakage currents).

For the second approach (so-called channel conduction manipulating technique), the body terminals of transistors are connected to the highest potential ( $V_{DD}$ ). This will prevent the channel inversion from taking place at low  $V_{GS}$  voltages which, along with source shifting, further lowers the lowest level of the operating current of the circuit. We used a technique that combines a fixed source shifted voltage with the channel conduction manipulation technique. Fig. 5b shows the circuit implementation of equations (11)-(12) using the above two approaches combined, where source voltage modulation along with channel conduction manipulation techniques were used to shift the operation in femto-ampere (fA). Fig. 5c shows the response of the basic S-AC circuit operating in the deep-threshold at current levels down to femto-amperes (fA). The results show that if biased properly, S-AC can operate at ultra-low current levels and yet its characteristics are maintained.

#### IV. SYNTHESIS OF ANALOG COMPUTING MODULES USING BASIC PROTO-SHAPES

S-AC circuits shown in Fig. 2b and Fig. 2c can be used to synthesize basic mathematical functions. These P-type and N-type S-AC cells be utilized as analog standard cells to perform complex machine learning tasks. As a proof of concept, we show the S-AC-based implementation of various activation functions, and energy-efficient multiplication, alongside other mathematical functions such as Winner-Takes-all (WTA), N-of-M encoder, SoftArgMax and Max circuits. It can be noted that the proto-shape  $h(x)$  can be mapped to *exponential* for  $e^x$  ranging from  $[-\infty, 1)$ . Within this defined range i.e.  $|\frac{\partial h}{\partial x}| < 1$ , if (7) and (8) are satisfied, then complex functions such as hyperbolic functions (*Cosine*, *Sine*) and other such functions can also be constructed. The following text has a detailed formulation and S-AC based implementation of each of these circuits in both 180nm and 7nm process technology nodes.

##### A. Cosine-Hyperbolic

The  $\cosh(\cdot)$  function can be constructed using N-type S-AC standard cells for  $S = 3$  as shown in Fig. 6a. The  $\cosh(\cdot)$  function is given by:

$$\cosh(x) = \frac{e^x + e^{-x}}{2} \quad (13)$$

Now, if in Fig. 2a, the response of one S-AC unit is  $h(x) \cong \frac{e^x}{2}$ , then by tuning the offsets  $O_1, \dots, O_3$ , we can get  $\cosh(\cdot)$ . In terms of S-AC computation, (13) can be written as

$$\cosh(x) = h(x) + h(-x) \quad (14)$$




Fig. 7. Simulated output corresponding to the S-AC standard cells shown in Fig. 6: (a)  $\cosh(\cdot)$ ; (b)  $\sinh(\cdot)$ ; (c) ReLU; (d) Compressive non-linearity  $\phi_1(\cdot)$  equivalent to  $\tanh(\cdot)$ ; (e) Compressive non-linearity  $\phi_2(\cdot)$  equivalent to Sigmoid; (f) Soft-Plus at FinFET (7nm) and CMOS (180nm) process nodes.




Fig. 8. Implementation of  $N$ -input winner takes all (WTA) standard cells using S-AC units. The same circuit can be tuned to function as a soft-WTA and Max circuit.

Thus the  $\cosh(\cdot)$  function is the addition (KCL) of the response of S-AC ( $y_1$  in Fig. 6a) and its vertically flipped response (shown by  $y_2$  in Fig. 6a). Fig. 7a shows characteristics response  $I_{out}$  obtained using Fig. 6a across different process nodes and different temperatures for the same values of offset.

### B. Sine-Hyperbolic

The  $\sinh(\cdot)$  function can be constructed using both P- and N-type S-AC standard cells for  $S = 3$  as shown in Fig. 6b. The  $\sinh(\cdot)$  function is given by:

$$\sinh(x) = \frac{e^x - e^{-x}}{2} \quad (15)$$

Similar to *Cosine* if the response of S-AC unit is  $h(x) \cong \frac{e^x}{2}$ , then (15) can be written in terms of S-AC computation as

$$\sinh(x) = h(x) - h(-x) \quad (16)$$

Fig. 7b shows characteristics response  $I_{out}$  obtained using Fig. 6b across different process nodes and temperatures.

### C. ReLU

ReLU can be implemented using two S-AC units as shown in Fig. 6c. Fig. 6c implements the function given by

$$I_{out} = \begin{cases} \max(0, x) & , C \rightarrow 0 \\ \max(0, C - x) & , else \end{cases} \quad (17)$$

Fig. 7c shows the characteristic response of ReLU implemented using the circuit in Fig. 6c across different process nodes and temperatures.

### D. Compressive non-linearity

We formulate the compressive non-linearity function  $\phi_1(\cdot)$  given by

$$\phi_1(x) = \log \frac{1 + e^{x+K}}{e^x + e^K} \quad (18)$$

where  $K$  is a constant. This compressive function in (18) can then be used to emulate  $\tanh(\cdot)$  and sigmoid functions. Equation (18) when mapped to S-AC computation can be written as:

$$\phi_1(\cdot) = h(0, x + K) - h(x, K) \quad (19)$$




Fig. 9. Simulated output of a two-input S-AC based WTA standard cell shown in Fig. 8 showing: (a) current output ( $I_{out1}$  and  $I_{out2}$ ) versus the differential input current for 180nm process node and (b) for 7nm process node; (c) Voltage output ( $V_{out1}$  and  $V_{out2}$ ) versus the differential input voltage for 180nm process node and (d) for 7nm process node. Simulated output of a five-input S-AC WTA standard cell showing (e)  $M$  selected winners as a function of hyperparameter  $C$  for 180nm process node and (f) for 7nm process node where  $I_{out}$  shows the contribution of  $M$  selected winners in the output. Simulated output of five-input S-AC WTA standard cell showing individual outputs  $[I_{out1}, \dots, I_{out5}]$  as a function of hyperparameter  $C$  at (g) 180nm and (h) 7nm process node where responses of Fig. 9 are obtained for the inputs  $[x_1, x_2, x_3, x_4, x_5] = [\alpha, 2\alpha, 3\alpha, 4\alpha, 5\alpha]$  where  $\alpha = 1\mu A$  for 180nm and  $10nA$  for 7nm.

The circuit for emulating  $\phi_1(\cdot)$  is shown in Fig. 6d. We show that the characteristics response  $I_{\phi_1}$  shown in Fig. 7d can be used to emulate response equivalent to  $\tanh(\cdot)$  function.

### E. Sigmoid

The sigmoid equivalent characteristic plot can be obtained from a shifted version of the  $\phi_1(\cdot)$  function. Thus adding a constant current  $K$  to  $I_{\phi_1}$  gives a Sigmoid equivalent response and is shown in Fig. 6d. We show that the characteristics response  $I_{\phi_2}$  shown in Fig. 7e can be used to emulate a response equivalent to the *Sigmoid* function.

### F. Soft-Plus

The soft plus activation function can be obtained using two  $S = 3$ , S-AC units. The circuit for emulating the *Soft-Plus* response is shown in Fig. 6e. We show that the characteristics response  $I_{out}$  shown in Fig. 7f are robust across different process nodes and different temperatures.

### G. S-AC based Winner-Take-All

A winner-take-all (WTA) circuit is designed to emulate the  $\max(\cdot)$  function. The proposed S-AC-based WTA circuit is shown in Fig. 8. It is modular, i.e., it can be extended for  $N$  inputs like the original circuit proposed by Lazzaro et al. (1989) [28]. Fig. 9a and Fig. 9b show the current characteristics plot of two-input S-AC based WTA at 180nm and 7nm for an input differential current. It can be observed

that when the differential current is 0, the output currents are equal. The corresponding voltage outputs for both the process nodes are shown in Fig. 9c and Fig. 9d respectively.

### H. S-AC based N-of-M Encoder

The N-of-M encoder extends the computational capabilities of the standard WTA circuit and has found profound importance in sparsely distributed memory [29] and machine learning. N-of-M encoder allows the user to obtain the max current that takes into account the influence due to the contribution of top  $M$  winners [30] out of  $N$  inputs ( $M/N$ ). For the specific case of  $M = 1$ , the N-of-M encoder behaves like a simple WTA circuit. Fig. 9e shows the response of the five-input S-AC-based WTA circuit shown in Fig. 8 as a function of hyper-parameter  $C$ . It can be noted that with the increase in hyper-parameter value, the output current  $I_{out}$  decreases and is the result of more than one winner. Using (11) for  $S = 1$ ,  $I_{out}$  is given by

$$I_{out} = \frac{\sum_{i=1}^M x_i - C}{M} \quad (20)$$

where  $M$  is the number of winners. We implemented a similar encoder circuit in 7nm, and the results are shown in Fig. 9f. It can easily be analyzed that depending on the hyper-parameter  $C$ , the circuit can select the top  $M$  winners.




Fig. 10. Implementation of a four-quadrant multiplier using P-type and N-type S-AC circuits.

### I. S-AC based SoftArgmax

In machine learning, SoftArgmax offers an improvement over Argmax to support backpropagation and gradient operation. The S-AC-based WTA circuit can be configured to implement SoftArgmax. Fig. 9g and Fig. 9h show the response curve of outputs  $I_{out1}, \dots, I_{out5}$  for the variation in hyper-parameter  $C$  for 180nm and 7nm respectively. It can be observed that with the increase in hyper-parameter, outputs corresponding to the maximum input along with other inputs are activated and can be given by

$$I_{out_i} = x_i - C, \quad \forall x_i > C \quad (21)$$

### J. S-AC based Max Circuit

The S-AC based *winner-take-all* circuit can also be configured to select the maximum input among the given set of  $N$  inputs. For hyper-parameter,  $C \rightarrow 0$ , the circuit starts behaving as a max input selector.

### K. S-AC based Four Quadrant Multiplier

The four-quadrant multiplier is proposed in [31]. Owing to the Lipchitz behavior of the S-AC function, the design is formulated such that the multiplication satisfies the Lipchitz condition. Fig. 10 shows the S-AC cell-based implementation of a multiplier circuit. Consider the following equation, where  $y$  is given by

$$y = h(C + w + C + x) - h(C + w + C - x) + \dots \\ h(C - w + C - x) - h(C - w + C + x) \quad (22)$$

The goal is to implement scalar multiplication between two variables  $x$  and  $w$ . Here  $x, w, y \in \mathbb{R}$ ,  $h$  is a non-linear monotonic function and  $C$  is a hyperparameter. If we write the Taylor expansion of  $h(x)$  around  $w$ , we get

$$h(C + w + C + x) = h(0) + \frac{h'(0)}{1!}(C + w + C + x) \dots \\ + \frac{h''(0)}{2!}(C + w + C + x)^2 + \dots \quad (23)$$

$$h(C + w + C - x) = h(0) + \frac{h'(0)}{1!}(C + w + C - x) \dots \\ + \frac{h''(0)}{2!}(C + w + C - x)^2 + \dots \quad (24)$$

TABLE I  
OPERATION PERFORMANCE PARAMETER FOR S-AC SYSTEM

| Parameter<br>(@ $S = 1$ )                           | Technology and Operating Regimes |       |         |            |         |         |
|---|----------------------------------|-------|---------|------------|---------|---------|
|   | CMOS 180nm                       |       |         | FinFET 7nm |         |         |
|   | SI                               | MI    | WI      | SI         | MI      | WI      |
| Computational Efficiency<br>(TOPS/mm <sup>2</sup> ) | 5                                | 0.082 | 1.83e-4 | 5100       | 3460    | 50.28   |
| Power Efficiency<br>(TOPS/W)                        | 13.49                            | 27.74 | 73.36   | 69.4       | 2.9e4   | 3.6e5   |
| System Efficiency<br>(pJ/MAC)                       | 0.19                             | 0.24  | 0.67    | 0.03       | 0.14e-3 | 6.12e-3 |

$$h(C - w + C - x) = h(0) + \frac{h'(0)}{1!}(C - w + C - x) \dots \\ + \frac{h''(0)}{2!}(C - w + C - x)^2 + \dots \quad (25)$$

$$h(C - w + C + x) = h(0) + \frac{h'(0)}{1!}(C - w + C + x) \dots \\ + \frac{h''(0)}{2!}(C - w + C + x)^2 + \dots \quad (26)$$

Substituting (23) - (26) in (22) and ignoring the higher order terms, we get,

$$y \cong 4h''(0)x \times w \quad (27)$$

For  $h(\cdot)$  assumed to be a non-linear function response such that  $h''(0) \neq 0$ , (27) simplifies to

$$y \cong x \times w \quad (28)$$

where  $4h''(0)$  is a scaling factor of multiplication. (22) shows that the product calculation is then reduced to addition and subtraction operations, thus altering the use of a bulky multiplier.

In Fig. 11a, we show that the behavior of the four-quadrant S-AC multiplier is scalable across the process technology nodes. Fig. 11b shows the response of the four-quadrant S-AC multiplier at different operating regimes for the 7nm process node. A similar response can be observed in Fig. 11c at the 180nm process node. It can be analyzed from Fig. 11b and Fig. 11c that the shape of the multiplier characteristic curve remains preserved when the circuit operation moves from WI to SI.

### L. Performance and Trade-off Analysis

This section shows the performance analysis of the S-AC computational blocks at different process technology nodes, viz. 180nm and 7nm and at different operating conditions. The inter-dependence of power, throughput, accuracy and area trade-off for designing a high-performance and scalable system has been explained in detail.

1) *Power & Operation Performance Analysis*: Fig. 12a shows the plot of the average power consumption plot with the increase in the number of S-AC units for different technology nodes and at different biasing regimes. It can be observed that with the increase in S-AC units in parallel, power consumption increases for a fixed value of hyperparameter  $C$ .

Table I shows the operational performance parameters [32], [33] of the S-AC analog cells at different operating regimes and at different process nodes. We here computed the peak




Fig. 11. Simulated multiplier characteristics obtained for  $S = 3$ , (a) at different process nodes and across temperature; (b) at 7nm process node for different operating regimes; (c) at 180nm process node for different operating regimes.




Fig. 12. Simulations showing (a) average power consumption at different process technology nodes as the function of  $S$  (number of inputs  $N = 1$ ); (b) Standard deviation of output current ( $h(x)$ ) as a function of change in Fins count and gate-source voltage for 7nm; (c) change in aspect ratio and gate-source voltage for 180nm.

capabilities of the S-AC architectures for some of the widely used performance metrics such as *Computational Efficiency*, *Power Efficiency*, and *System Efficiency*. It can be observed that the *Computational Efficiency* is highest in SI for planar CMOS and Finfet node. It also shows that the best *System Efficiency* and *Power Efficiency* and lowest *pJ/MAC* operation can be obtained in weak inversion.

2) *Mismatch and Process Variation Analysis*: In the sub-micron technology nodes, the threshold voltage ( $V_{T0}$ ) and current factor ( $\beta$ ) differences are the dominant sources underlying the drain-source current or gate-source voltage mismatch for a matched pair of MOS transistors [12], [34], [35], [36], [37]. These mismatches not only limit the minimal signal required to execute the meaningful functions but also affect the speed, accuracy, and other performance parameters of analog circuits. Fig. 12b shows the variation of output current due to variation in the *Fin* count and overdrive voltage in the 7nm FinFET node. It can be observed that the variations are well within 5%. Similar variations can be observed for planar CMOS for variation in the area and over-drive voltage in Fig. 12c.

3) *SNR Analysis*: In a standard analog system (generally amplifiers) the total noise (input noise  $n_{in}$ , and the noise

contributed by the circuit itself  $n_{ckt}$ ) gets multiplied by the system gain and appears at the output. Thus resulting in no improvement in the signal-to-noise ratio (SNR). This is not the case for S-AC architectures which are inherently parallel. Such circuits exploit the inherent parallelism in the structure to overcome this limitation and simultaneously improve SNR. In this parallel current-mode configuration, because we are summing two uncorrelated noise sources, the overall noise increases as  $\sqrt{2}$ , while the correlated input signal amplitude increases by 2. Mathematically, for a single S-AC block having input signal  $x_1$  and gain  $G_1$ , the total combined input signal is given by  $x_1 + n_{in_1}$ . The output includes the output signal  $Z$  plus the total output noise  $n_{out_1}$ .

$$n_{out_1} = n_{in_1} \times G_1 + n_{ckt_1} \quad (29)$$

$$Z = x_{in_1} \times G_1 \quad (30)$$

The SNR is calculated by dividing the output RMS signal power by the output RMS noise power. This comes out to be

$$SNR_1 = \frac{Z}{n_{out_1}} = \frac{(x_{in_1} \times G_1)^2}{(n_{in_1} \times G_1)^2 + n_{ckt_1}^2} \quad (31)$$




Fig. 13. Estimated power and area savings as a function of  $S$  for the S-AC based multiplier

TABLE II  
ACCURACY CORRESPONDING TO THE S-AC MULTIPLIER FOR DIFFERENT  $S$

| Error (%)          | S=1    | S=2    | S=3    |
|--------------------|--------|--------|--------|
| Max Error          | 50     | 33.333 | 11.111 |
| Average abs error  | 22.29  | 9.31   | 3.66   |
| Error bias         | 22.29  | -9.31  | -2.57  |
| Standard Deviation | 11.78% | 5.89%  | 1.68%  |

Assuming the external noise input power is minimal (for simplicity), then (30) reduces to

$$SNR_1 = \frac{(x_{in_1} \times G_1)^2}{n_{ckt1}^2} \quad (32)$$

Now, adding a second S-AC block in parallel increases the RMS signal power by  $2\times$ . However, it only increases the RMS circuit noise by  $\sqrt{2}$  because the circuit adds uncorrelated noise. So instead of the noise doubling, we obtain a noise of  $\sqrt{2} \times n_{ckt}$ . The SNR equation for two interconnected S-AC blocks (assuming the composite gain remains almost the same) becomes

$$SNR_2 = \frac{(2x_{in} \times G)^2}{(2n_{in} \times G)^2 + \left[ \sqrt{2} \left( (n_{ckt_1})^2 + (n_{ckt_2})^2 \right) \right]} \quad (33)$$

For  $n_{ckt_1} = n_{ckt_2} = n_{ckt}$  and assuming the external input noise power is minimal (33) changes to

$$SNR_2 = \frac{(x_{in} \times G)^2}{(0.5(n_{ckt})^2)} \quad (34)$$

On comparing (32) and (34) one can analyze that for each increase in the number of connected S-AC blocks in parallel, the circuit SNR increases by twice.

4) *S-AC Area and Power Saving Analysis*: S-AC design offers a range of trade-offs between accuracy, area, and power benefits by changing the design parameter ( $S$ ). The value of this design parameter  $S$  is determined based on the application requirements. Theoretically, the number of splines selected can vary from 1 to  $S$ , therefore offering a wide range of trade-offs to choose from. We here evaluate the performance of the S-AC multiplier for a fixed value of input dimension ( $N = 2$ ) as a function of  $S$ . The results are summarized in Table II shows

TABLE III  
ENERGY/OPERATION AND MEAN ABSOLUTE DEVIATION

| Operation                 | Err*   | Process Node | Energy per Operation (fJ) |                  |                 |
|---------------------------|--------|--------------|---------------------------|------------------|-----------------|
|                           |        |              | WI                        | MI               | SI              |
| Cosh                      | 0.0599 | 180nm        | 40.86                     | 108.12           | 222             |
|                           |        | 7nm          | 0.0196                    | 0.612            | 23.1            |
| Sinh                      | 0.0098 | 180nm        | 81.72                     | 216.24           | 444             |
|                           |        | 7nm          | 0.0392                    | 1.224            | 46.2            |
| ReLU                      | 0.0337 | 180nm        | 11                        | 24.42            | 75.94           |
|                           |        | 7nm          | 0.0035                    | 0.101            | 2.97            |
| Compressive Non-Linearity | 0.0054 | 180nm        | 81.72                     | 216.24           | 444             |
|                           |        | 7nm          | 0.0392                    | 1.224            | 46.2            |
| Soft-plus                 | 0.0321 | 180nm        | 40.86                     | 108.12           | 222             |
|                           |        | 7nm          | 0.0196                    | 0.612            | 23.1            |
| WTA (N-Input)             | 0.1760 | 180nm        | $N \times 6.81$           | $N \times 18.02$ | $N \times 37$   |
|                           |        | 7nm          | $N \times 0.0033$         | $N \times 0.102$ | $N \times 3.85$ |
| Multiply/ (Divide)        | 0.0139 | 180nm        | 190                       | 240              | 670             |
|                           |        | 7nm          | 0.018                     | 0.42             | 90              |

\*Err =  $MAX_{v_x} |Mean Absolute Deviation|$  between 180nm and 7nm process node at room temperature.

the maximum error, average absolute error, error bias, and standard deviation. It can be analyzed that with the increase in the value of  $S$  all error metrics decrease. Furthermore, the errors reduce to roughly half for each increase in the value of  $S$ . Fig. 13 shows the design savings offered by S-AC methodology when compared with a similar full-precision state-of-the-art multiplier implemented in [38]. As expected, the design area and average power consumption increase as a factor of  $S$ . As analyzed, significant savings can be achieved while introducing insignificant amounts of error. As an example, with an average absolute error of 3.66%,  $S = 3$  offers up to 31.3% in area savings and up to 37.2% in power savings.

5) *Task-Energy Efficiency Analysis*: Table III summarizes the energy requirement and Mean-Deviation for the S-AC block for carrying out basic computational operations at different operating regimes and at different process nodes. We reported the maximum mean absolute deviation obtained from the resultant functional shapes at 180nm and 7nm when similar architecture was used to obtain the same operation in both process nodes. Table III also summarizes the Energy/Operation obtained at different operating regimes and at different process nodes for different S-AC computations. The least energy consumption is seen in the WI regime and the worst in the SI regime.

## V. CASE STUDY: S-AC BASED NEURAL NETWORK

In this section we show the design flow optimization of a S-AC based neural network synthesized using S-AC standard cells. Note that the approach presented here can be generalized to implement other machine learning architectures as well. The resulting software-hardware co-design can be used to implement standard decision functions using a process-independent design flow.

### A. Algorithm to S-AC Hardware Mapping

Consider a vector  $\mathbf{x} \in \mathbb{R}^N$  where the output  $y$  for a standard MLP [39] is given as,

$$y = \varphi(\eta(\mathbf{x})) \quad (35)$$




Fig. 14. System-level architecture of a 3-layer neural network using S-AC standard cells.




Fig. 15. Distribution showing the percentage of transistors that have deviated from the desired operating condition for the MNIST test-set.

where  $\varphi(\cdot)$  is any non-linear function be it tanh, sigmoid, ReLU, etc and  $\eta(\mathbf{x})$  be the decision function given by

$$\eta(\mathbf{x}) = \mathbf{w}^T \mathbf{x} + b \quad (36)$$

where  $\mathbf{w} \in \mathbb{R}^N$  is the trained weight vector,  $\mathbf{x} \in \mathbb{R}^N$  is the input vector,  $b \in \mathbb{R}$  is the bias and the function  $\eta: \mathbb{R}^N \rightarrow \mathbb{R}$  is the decision function. For  $\{x, y\} \in \mathbb{R}$ , the decision function  $\eta(x)$  can then be rewritten as

$$\eta(x) = w \cdot x + b \quad (37)$$

Using equation (22) and (28) in (37) the decision function gets mapped to S-AC based form as

$$\eta(x) = h(2C + w + x) - h(2C + w - x) + \dots \\ \dots h(2C - w - x) - h(2C - w + x) + b \quad (38)$$

Equation (38) can be viewed as generic decision function  $\eta(\cdot)$  mapped into shape domain. This shape equation can then be easily synthesized using only S-AC analog cells. It can be noted that variable  $b$  can be assumed as a constant current

added to the dot-product  $w \cdot x$  and implemented using KCL without additional circuits. Furthermore, to add non-linearity to this output, function  $\varphi(\cdot)$  can then be mapped to the shape domain using the formulation demonstrated in Section IV.

### B. S-AC based Neural Network

Fig. 14 shows the system-level implementation of a S-AC based neural network using S-AC based analog standard cells. The network was mapped using the algorithm mapping approach mentioned above and designed using S-AC based analog cells described in Section IV. We trained the network using the algorithm mention in [40].

Table IV summarizes the classification accuracy of synthesized neural networks using shaped-based analog standard cells at different process technology nodes. Results are also presented for circuits operating at different operating regimes in that process node. We verified our system on the standard Activity Recognition dataset (AReM) [41] dataset. We chose two of the activities as positive cases, i.e., bending and lying activities, to verify the classification capability of our system. One versus all approach was used on the AReM dataset for binary classification.

We further verified the functionality on the benchmark MNIST dataset [42] of handwritten digits. Due to time-complexity in running analog mixed-signal hardware simulations on the SPICE simulator (where each simulation run extended for more than 6 hours), we randomly selected 1000 test images out of the given 10000 test set such that this randomly selected set contains both images which were classified correctly and wrongly classified in software. The implemented MNIST network consisted of 256 input nodes (where each input  $28 \times 28$  image dimension was scaled down to  $16 \times 16$ ), 15 hidden nodes, and 10 output nodes for which the baseline accuracy was obtained from PyTorch was 93%.

It can be analyzed from Table IV that the classification accuracy of implemented hardware nearly matches that of software at both the process nodes, be it 180nm or 7nm implementation. The functionality also remains unaffected in

TABLE IV  
CLASSIFICATION ACCURACY AT DIFFERENT OPERATING REGIMES &  
DIFFERENT PROCESS NODES

| Dataset | Operating Regime | Classification Accuracy (S/W) | Classification Accuracy (H/W) |      |
|---------|------------------|-------------------------------|-------------------------------|------|
|         |                  |                               | 180nm                         | 7nm  |
| XOR     | SI               | 95                            | 95                            | 95   |
|         | MI               |                               | 94                            | 93   |
|         | WI               |                               | 93                            | 93   |
| AReM    | SI               | 94                            | 93.5                          | 93   |
|         | MI               |                               | 93                            | 94   |
|         | WI               |                               | 93                            | 93   |
| MNIST   | SI               | 93                            | 92.5                          | 92.1 |
|         | MI               |                               | 92                            | 92   |
|         | WI               |                               | 92.2                          | 92.1 |

different operating regimes. This clearly signifies that the design is both process technology scalable and bias scalable.

Fig. 15 shows the percentage deviation of transistors from the desired biasing regime for the MNIST dataset. It can be found that on an average around 8% of the total transistors in the designed system, shifted their operation from their expected operating regime. For instance, when the designed system was biased to operate in weak inversion regime, it was found that almost 8% of total transistors shifted their operation to moderate inversion regime while for the system biased in moderate inversion regime, a similar percentage of transistors shifted their operation to strong inversion regime. However, despite this change in operating condition, there is no significant drop in accuracy as the classification network leverages the benefits of bias scalability of the S-AC circuit.

## VI. CONCLUSIONS

In this work, we proposed a framework for designing analog computing circuits that are process, bias and temperature scalable. The framework leads to the design of S-AC standard cells whose responses were found to be robust to variations in biasing and temperature, similar to digital standard cells. Like digital circuits, we showed that the precision of the S-AC circuits could be traded-off with respect to power and area. Furthermore, the response of the S-AC standard cells was found to remain scalable across process nodes, as a result, a S-AC standard cell designed in a 180nm process could be easily used for design in a 7nm process. Thus, the modules can be potentially used for the automated synthesis of large-scale analog processors. While the focus of this work was to design S-AC circuits for machine learning processors, the approach can be generalized to other analog processors as well. As a proof-of-concept, we demonstrated the approach for a 3-layer neural network whose test accuracy remains minimally affected by changes in biasing and changes in process nodes. Future work in this area would leverage the process, bias and temperature scalability for synthesizing large-scale analog deep neural networks and reconfigurable machine learning processors.

## APPENDIX A PROOF: MULTI-SPINE MARGIN PROPAGATION FORMULATION AS PWL APPROXIMATION TO THE LOG-SUM-EXP FUNCTION

Let us consider a log-sum-exp function [19]  $h_{\log} : \mathbb{R}^N \rightarrow \mathbb{R}$  given by

$$h_{\log}(\mathbf{x}) = C \cdot \log \left( \sum_{i=1}^N e^{\frac{x_i}{C}} \right) \quad (39)$$

where  $C$  is a hyper-parameter and  $\mathbf{x} \in \mathbb{R}^N$  is a vector with elements  $x_i \in \mathbb{R}$ . Equation (1) can be written as

$$\sum_{i=1}^N e^{\frac{x_i - h_{\log}}{C}} = 1 \quad (40)$$

which is an equivalent non-linear constraint satisfaction problem. Let us approximate this non-linear function using linear splines. It can also be noted that the same methodology can also be extended to other non-linear functions. As a proof-of-concept, we show for log-sum-exponential. In Fig. 2a, we have shown the plot of the *exponential* function and its approximation using one-spline ( $S = 1$ ) and three-splines ( $S = 3$ ). Here,  $Q_1, Q_2, \dots, Q_S$  are the tangential points and  $T_1, T_2, \dots, T_S$  are the tuning points. The generic line equation for the  $j^{\text{th}}$  spline where  $j \in (1, \dots, S)$  when approximated using piece-wise-linear lines can be written using point-slope form as

$$\theta_j(x) = e^{Q_j} \cdot x + e^{Q_j} (1 - Q_j) \quad \forall x \geq 0 \quad (41)$$

where  $e^{Q_j}$  is the slope and  $e^{Q_j}(1 - Q_j)$  is its intercept on the line on the vertical axis. Similarly, for the  $(j+1)^{\text{th}}$  spline, we can write its line equation as,

$$\theta_{j+1}(x) = e^{Q_{j+1}} \cdot x + e^{Q_{j+1}} (1 - Q_{j+1}) \quad \forall x \geq 0 \quad (42)$$

The tuning points  $T_j$  (intercept between  $j^{\text{th}}$  and  $(j+1)^{\text{th}}$  spline) can be obtained by equating the line equations of  $j^{\text{th}}$  and  $(j+1)^{\text{th}}$  spline at  $x_i = T_j$  and can be written as,

$$e^{Q_j} \cdot T_j + e^{Q_j} (1 - Q_j) = e^{Q_{j+1}} \cdot T_j + e^{Q_{j+1}} (1 - Q_{j+1}) \quad (43)$$

Equation (43) can be re-written as

$$T_j = \frac{Q_{j+1} \cdot e^{Q_{j+1}} - Q_j \cdot e^{Q_j}}{e^{Q_{j+1}} - e^{Q_j}} - 1 \quad (44)$$

Then, the approximation of the function  $e^x$  using  $S$ -splines (where a special case of 3-spline approximation is shown in Fig. 2a) can be written using point-slope form and using (41) and (44) as

$$e^x \cong e^{Q_1} [x - T_1]_+ + (e^{Q_2} - e^{Q_1}) [x - T_2]_+ + \dots \\ \dots + (e^{Q_S} - \dots - e^{Q_2} - e^{Q_1}) [x - T_S]_+ \quad (45)$$

Equation (45) can then be generalized as

$$e^x \cong \sum_{j=1}^S \left( e^{Q_j} - \sum_{k=1}^{j-1} e^{Q_k} \right) [x - T_j]_+ \quad (46)$$

The above equation (46) shows the approximation of  $e^x$  using  $S$ -splines. For ease of understanding let us choose a specific

case of 3-splines, viz.  $S = 3$ . Let the tangential points for this case be  $Q_1 = \log_e\left(\frac{1}{2}\right)$ ,  $Q_2 = \log_e(1)$ ,  $Q_3 = \log_e(2)$ . Then by using (44) we get,

$$T_1 = \log_e\left(\frac{1}{2}\right) - 1 = -\log_e 2 - 1 \quad (47)$$

$$T_2 = \frac{-\log_e\left(\frac{1}{2}\right) \cdot \frac{1}{2}}{1/2} - 1 = \log_e 2 - 1 \quad (48)$$

$$T_3 = \frac{2\log_e 2}{2-1} - 1 = 2\log_e 2 - 1 \quad (49)$$

Using equation (47) - (49) in (5), we have

$$e^x \cong \frac{1}{2}[x + \log_e 2 + 1]_+ + \frac{1}{2}[x - \log_e 2 + 1]_+ + \dots \frac{1}{2}[x - 2 \cdot \log_e 2 + 1]_+ \quad (50)$$

Substituting equation (50) in (2), for  $i \in (1, \dots, N)$ , we get

$$\sum_{i=1}^N [x_i + O_1 - h] + [x_i + O_2 - h] + [x_i + O_3 - h] = C' \quad (51)$$

Here,  $O_1 = C(1 + \log_e 2)$ ,  $O_2 = C(1 - \log_e 2)$  and  $O_3 = C(1 - 2\log_e 2)$  are the offsets and  $C' = 2C$  is a tunable parameter. Equation (51) shows the approximation of exponential function with 3-splines. The same can then be generalized to  $S$ -splines,  $N$ -inputs as

$$\sum_{i=1}^N \sum_{j=1}^S [x_i + O_j - h]_+ = C$$

$$\sum_{i=1}^N \sum_{j=1}^S [x_{i,j} - h]_+ = C \quad (52)$$

where  $O_j$  is the offset due to  $j^{\text{th}}$  spline,  $x_{i,j}$  is the  $i^{\text{th}}$  input corresponding to  $j^{\text{th}}$  spline,  $C$  is a hyperparameter and  $S$  is a design parameter also called splines count. It can be noted from Fig. 2a that with the increase in the number of splines ( $S$ ), the computational precision increases, while the input dimension increases along  $N$ . Equation (52) can be referred as Generalized Margin Propagation function (GMP) using multiple splines.

#### A. Acknowledgments

The authors would like to acknowledge the joint IISc-WashU MoU to facilitate the collaboration between the two institutions. This work is also supported by the Department of Science and Technology of India (SERB CRG/2021/005478, DST/IMP/2018/000550).

#### REFERENCES

- [1] G. Cauwenberghs and M. Bayoumi, *Learning on silicon: Adaptive VLSI neural systems*. Springer Science & Business Media, 1999, vol. 512.
- [2] S. Chakrabarty and G. Cauwenberghs, "Sub-microwatt analog vlsi trainable pattern classifier," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 5, pp. 1169–1179, 2007.
- [3] C. S. Thakur, R. Wang, T. J. Hamilton, J. Tapson, and A. van Schaik, "A low power trainable neuromorphic integrated circuit that is tolerant to device mismatch," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 63, no. 2, pp. 211–221, 2016.
- [4] K. Kang and T. Shibata, "An on-chip-trainable gaussian-kernel analog support vector machine," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 7, pp. 1513–1524, 2009.
- [5] T. Yamasaki and T. Shibata, "Analog soft-pattern-matching classifier using floating-gate mos technology," *IEEE Transactions on Neural Networks*, vol. 14, no. 5, pp. 1257–1265, 2003.
- [6] J. Lu, S. Young, I. Arel, and J. Holleman, "A 1 tops/w analog deep machine-learning engine with floating-gate storage in 0.13  $\mu\text{m}$  cmos," *IEEE Journal of Solid-State Circuits*, vol. 50, no. 1, pp. 270–281, 2014.
- [7] P. Kumar, K. Zhu, X. Gao, S.-D. Wang, M. Lanza, and C. S. Thakur, "Hybrid architecture based on two-dimensional memristor crossbar array and cmos integrated circuit for edge computing," *npj 2D Materials and Applications*, vol. 6, no. 1, pp. 1–10, 2022.
- [8] C. S. Thakur, R. Wang, T. J. Hamilton, R. Etienne-Cummings, J. Tapson, and A. van Schaik, "An analogue neuromorphic co-processor that utilizes device mismatch for learning applications," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 4, pp. 1174–1184, 2017.
- [9] G. Huang, J. Hu, Y. He, J. Liu, M. Ma, Z. Shen, J. Wu, Y. Xu, H. Zhang, K. Zhong *et al.*, "Machine learning for electronic design automation: A survey," *ACM Transactions on Design Automation of Electronic Systems (TODAES)*, vol. 26, no. 5, pp. 1–46, 2021.
- [10] B. Vigoda, "Analog Logic: Continuous-Time Analog Circuits for Statistical Signal Processing," Ph.D. dissertation, Program in Media Arts and Sciences, School of Architecture and Planning, Massachusetts Institute of Technology, 2003.
- [11] R. S. Pal, S. Sharma, and S. Dasgupta, "Recent trend of FinFET devices and its challenges: A review," in *2017 Conference on Emerging Devices and Smart Systems (ICEDSS)*, 2017, pp. 150–154.
- [12] P. Kinget and M. Steyaert, *Implications of Transistor Mismatch on Analog Circuit Design and System Performance*, bookTitle="Analog VLSI Integration of Massive Parallel Signal Processing Systems. Boston, MA: Springer US, 1997, pp. 21–81. [Online]. Available: [https://doi.org/10.1007/978-1-4757-2580-3\\_2](https://doi.org/10.1007/978-1-4757-2580-3_2)
- [13] K. Bult, "Analog design in deep sub-micron cmos," in *Proceedings of the 26th European Solid-State Circuits Conference*. IEEE, 2000, pp. 126–132.
- [14] P. Jespers and B. Murmann, *Systematic Design of Analog CMOS Circuits: Using Pre-Computed Lookup Tables*. Cambridge University Press, 2017.
- [15] "https://ptm.asu.edu/" [Online]. Available: <https://ptm.asu.edu/>
- [16] L. T. Clark, V. Vashishtha, L. Shifren, A. Gujja, S. Sinha, B. Cline, C. Ramamurthy, and G. Yeric, "ASAP7: A 7-nm finFET predictive process design kit," *Microelectronics Journal*, vol. 53, pp. 105–115, 2016. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S002626921630026X>
- [17] E. Vittoz and J. Fellrath, "CMOS Analog Integrated Circuits Based on Weak Inversion Operations," *IEEE journal of solid-state circuits*, vol. 12, no. 3, pp. 224–231, 1977.
- [18] E. Seevinck and R. J. Wiegerink, "Generalized translinear circuit principle," *IEEE journal of solid-state circuits*, vol. 26, no. 8, pp. 1098–1102, 1991.
- [19] M. Gu and S. Chakrabarty, "Synthesis of Bias-Scalable CMOS Analog Computational Circuits Using Margin Propagation," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 59, no. 2, pp. 243–254, 2012.
- [20] Y. Tsidividis, *The MOS Transistor*. New York: Oxford University Press, 2013.
- [21] J.-P. Colinge *et al.*, *FinFETs and other multi-gate transistors*. Springer, 2008, vol. 73.
- [22] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications," *Analog Integr. Circuits Signal Process.*, vol. 8, no. 1, p. 83–114, jul 1995. [Online]. Available: <https://doi.org/10.1007/BF01239381>
- [23] C. Galup-Montoro, M. C. Schneider, A. I. A. Cunha, F. R. de Sousa, H. Klimach, and O. F. Siebel, "The Advanced Compact MOSFET (ACM) Model for Circuit Analysis and Design," in *2007 IEEE Custom Integrated Circuits Conference*, 2007, pp. 519–526.
- [24] B. Linares-Barranco and T. Serrano-Gotarredona, "On the design and characterization of femtoampere current-mode circuits," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 8, pp. 1353–1363, 2003.
- [25] K. Monfaredi, H. F. Baghtash, and S. J. Azhari, "A Novel Ultra-Low-Power Low-Voltage Femto-Ampere Current Mirror," *Circuits, Systems, and Signal Processing*, vol. 31, pp. 833–847, 2012.

- [26] H. F. Baghtash, K. Monfaredi, and S. J. Azhari, "A Novel High Performance Atto-Ampere Current Mirror," in *2010 International Conference on Signal Acquisition and Processing*, 2010, pp. 27–30.
- [27] S. J. Azhari and G. Nickhah, "A Novel Ultra-Low-Power, Low-Voltage, Ultra-High Output Resistance and Uniquely High Bandwidth Femto-Ampere Current Mirror," *Circuits, Systems, and Signal Processing*, vol. 36, pp. 3527–3548, 2017.
- [28] J. Lazzaro, S. Ryckebusch, M. A. Mahowald, and C. A. Mead, "Winner-take-all networks of O (n) complexity," *Advances in neural information processing systems*, vol. 1, 1988.
- [29] S. B. Furber, W. John Bainbridge, J. Mike Cumpstey, and S. Temple, "Sparse distributed memory using n-of-m codes," *Neural Networks*, vol. 17, no. 10, pp. 1437–1451, 2004. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0893608004001443>
- [30] W. Maass, "On the computational power of winner-take-all," *Neural Comput.*, vol. 12, no. 11, p. 2519–2535, nov 2000. [Online]. Available: <https://doi.org/10.1162/089976600300014827>
- [31] P. Kumar, A. Nandi, S. Chakrabarty, and C. S. Thakur, "CMOS Circuits for Shape-Based Analog Machine Learning," 2022. [Online]. Available: <https://arxiv.org/abs/2202.05022>
- [32] S. Narayanan, A. Shafiee, and R. Balasubramonian, "INXS: Bridging the throughput and energy gap for spiking neural networks," in *2017 International Joint Conference on Neural Networks (IJCNN)*. IEEE, 2017, pp. 2451–2459.
- [33] A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, "Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars," *ACM SIGARCH Computer Architecture News*, vol. 44, no. 3, pp. 14–26, 2016.
- [34] M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," *IEEE Journal of Solid-State Circuits*, vol. 24, no. 5, pp. 1433–1439, 1989.
- [35] T. Mizuno, J. Okumtura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's," *IEEE Transactions on Electron Devices*, vol. 41, no. 11, pp. 2216–2221, 1994.
- [36] U. Grunebaum, J. Oehm, and K. Schumacher, "Mismatch modelling for large area mos devices," in *Proceedings of the 23rd European Solid-State Circuits Conference*, 1997, pp. 268–271.
- [37] K. R. Lakshmikummar, R. A. Hadaway, and M. A. Copeland, "Characterisation and modeling of mismatch in MOS transistors for precision analog design," *IEEE Journal of solid-state circuits*, vol. 21, no. 6, pp. 1057–1066, 1986.
- [38] N. Saxena and J. Clark, "A four-quadrant CMOS analog multiplier for analog neural networks," *IEEE Journal of Solid-State Circuits*, vol. 29, no. 6, pp. 746–749, 1994.
- [39] N. Cristianini, J. Shawe-Taylor *et al.*, *An introduction to support vector machines and other kernel-based learning methods*. Cambridge university press, 2000.
- [40] A. R. Nair, P. K. Nath, S. Chakrabarty, and C. S. Thakur, "Multiplierless MP-Kernel Machine For Energy-efficient Edge Devices," *arxiv*, vol. abs/2106.01958, 2021. [Online]. Available: <https://arxiv.org/abs/2106.01958>
- [41] F. Palumbo, C. Gallicchio, R. Pucci, and A. Micheli, "Activity Recognition system based on Multisensor data fusion (AReM)," UCI Machine Learning Repository, 2016.
- [42] L. Deng, "The mnist database of handwritten digit images for machine learning research," *IEEE Signal Processing Magazine*, vol. 29, no. 6, pp. 141–142, 2012.